

DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

HEF4040B MSI 12-stage binary counter

Product specification
File under Integrated Circuits, IC04

January 1995

12-stage binary counter

HEF4040B
MSI

12-STAGE BINARY COUNTER

The HEF4040B is a 12-stage binary ripple counter with a clock input (\overline{CP}), an overriding asynchronous master reset input (MR) and twelve fully buffered outputs (O_0 to O_{11}). The counter advances on the HIGH to LOW transition of \overline{CP} . A HIGH on MR clears all counter stages and forces all outputs LOW, independent of \overline{CP} . Each counter stage is a static toggle flip-flop. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4040BP(N): 16-lead DIL; plastic (SOT38-1)
 HEF4040BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
 HEF4040BT(D): 16-lead SO; plastic (SOT109-1)

(): Package Designator North America

PINNING

- \overline{CP} clock input (HIGH to LOW edge-triggered)
- MR master reset input (active HIGH)
- O_0 to O_{11} parallel outputs

APPLICATION INFORMATION

Some examples of applications for the HEF4040B are:

- Frequency dividing circuits
- Time delay circuits
- Control counters

FAMILY DATA

I_{DD} LIMITS category MSI

see Family Specifications

12-stage binary counter


HEF4040B
MSI

Fig. 3 Logic diagram.

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ }^{\circ}\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	$V_{DD} \text{ V}$	symbol	min.	typ.	max.	typical extrapolation formula
Propagation delays $CP \rightarrow O_0$	5			105	210	ns
HIGH to LOW	10	t _{PHL}		45	90	ns
	15			35	70	ns
LOW to HIGH	5			85	170	ns
	10	t _{PLH}		40	80	ns
	15			30	60	ns
$O_n \rightarrow O_{n+1}$	5			35	70	ns
HIGH to LOW	10	t _{PHL}		15	30	ns
	15			10	20	ns
LOW to HIGH	5			35	70	ns
	10	t _{PLH}		15	30	ns
	15			10	20	ns
$MR \rightarrow O_n$	5			90	180	ns
HIGH to LOW	10	t _{PHL}		40	80	ns
	15			30	60	ns
Output transition times	5			60	120	ns
HIGH to LOW	10	t _{THL}		30	60	ns
	15			20	40	ns
LOW to HIGH	5			60	120	ns
	10	t _{TLH}		30	60	ns
	15			20	40	ns

Note

For other loads than 50 pF at the n^{th} output, use the slope given.

12-stage binary counter


HEF4040B
MSI

A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $C_L = 50 \text{ pF}$; input transition times $\leq 20 \text{ ns}$

	$V_{DD} \text{ V}$	symbol	min.	typ.	max.	
Minimum clock pulse width; HIGH	5	t_{WCPH}	50	25	ns	see also waveforms Fig. 4
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	t_{WMRH}	40	20	ns	see also waveforms Fig. 4
	10		30	15	ns	
	15		20	10	ns	
Recovery time for MR	5	t_{RMR}	40	20	ns	see also waveforms Fig. 4
	10		30	15	ns	
	15		20	10	ns	
Maximum clock pulse frequency	5	f_{max}	10	20	MHz	
	10		15	30	MHz	
	15		25	50	MHz	

	$V_{DD} \text{ V}$	typical formula for $P (\mu\text{W})$	where
Dynamic power dissipation per package (P)	5	$400 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_i = \text{input freq. (MHz)}$
	10	$2000 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$f_o = \text{output freq. (MHz)}$
	15	$5200 f_i + \Sigma(f_o C_L) \times V_{DD}^2$	$C_L = \text{load cap. (pF)}$ $\Sigma(f_o C_L) = \text{sum of outputs}$ $V_{DD} = \text{supply voltage (V)}$



7Z75389

Fig. 4 Waveforms showing propagation delays for MR to O_n and \overline{CP} to O_0 , minimum MR and \overline{CP} pulse widths.