Altiumcustomize

Design Rule Verification Report

Date : 10/26/2009
Time : 8:07:24 PM
Elapsed Time : 00:00:01
Filename : C:\Documents and Settings\MauroS\Desktop\UAS\electronica\painel_remoto.PcbDoc
Warnings : 0
Rule Violations : 100

Summary

Warnings Count
Total 0

Rule Violations Count
Room painel_remoto (Bounding Region = (62.992mm, 75.819mm, 177.927mm, 151.638mm) (InComponentClass('painel_remoto')) 8
Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All) 0
Clearance Constraint (Gap=0.3mm) (All),(All) 32
Width Constraint (Min=0.3mm) (Max=0.3mm) (Preferred=0.3mm) (All) 0
Net Antennae (Tolerance=0mm) (All) 3
Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All) 0
Silkscreen Over Component Pads (Clearance=0.254mm) (Disabled)(All),(All) 0
Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All) 15
Hole To Hole Clearance (Gap=0.254mm) (All),(All) 0
Hole Size Constraint (Min=0.0254mm) (Max=2.54mm) (All) 0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All) 0
Un-Routed Net Constraint ( (All) ) 37
Short-Circuit Constraint (Allowed=No) (All),(All) 5
Total 100

Room painel_remoto (Bounding Region = (62.992mm, 75.819mm, 177.927mm, 151.638mm) (InComponentClass('painel_remoto'))
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on TopLayer And Rule on TopLayer
Room Definition Between Component on BottomLayer And Rule on TopLayer
Room Definition Between Component on BottomLayer And Rule on TopLayer
Back to top

Clearance Constraint (Gap=0.3mm) (All),(All)
Pad uC3-16(96.031mm,118.76598mm) Top Layer Pad uC3-15(96.68099mm,118.76598mm) Top Layer
Pad uC3-17(95.38101mm,118.76598mm) Top Layer Pad uC3-16(96.031mm,118.76598mm) Top Layer
Pad uC3-18(94.73098mm,118.76598mm) Top Layer Pad uC3-17(95.38101mm,118.76598mm) Top Layer
Pad uC3-19(94.08099mm,118.76598mm) Top Layer Pad uC3-18(94.73098mm,118.76598mm) Top Layer
Pad uC3-20(93.431mm,118.76598mm) Top Layer Pad uC3-19(94.08099mm,118.76598mm) Top Layer
Pad uC3-21(92.78102mm,118.76598mm) Top Layer Pad uC3-20(93.431mm,118.76598mm) Top Layer
Pad uC3-22(92.13098mm,118.76598mm) Top Layer Pad uC3-21(92.78102mm,118.76598mm) Top Layer
Pad uC3-23(91.481mm,118.76598mm) Top Layer Pad uC3-22(92.13098mm,118.76598mm) Top Layer
Pad uC3-24(90.83101mm,118.76598mm) Top Layer Pad uC3-23(91.481mm,118.76598mm) Top Layer
Pad uC3-25(90.18102mm,118.76598mm) Top Layer Pad uC3-24(90.83101mm,118.76598mm) Top Layer
Pad uC3-26(89.53099mm,118.76598mm) Top Layer Pad uC3-25(90.18102mm,118.76598mm) Top Layer
Pad uC3-27(88.881mm,118.76598mm) Top Layer Pad uC3-26(89.53099mm,118.76598mm) Top Layer
Pad uC3-28(88.23101mm,118.76598mm) Top Layer Pad uC3-27(88.881mm,118.76598mm) Top Layer
Pad uC3-13(96.031mm,111.86602mm) Top Layer Pad uC3-14(96.68099mm,111.86602mm) Top Layer
Pad uC3-12(95.38101mm,111.86602mm) Top Layer Pad uC3-13(96.031mm,111.86602mm) Top Layer
Pad uC3-11(94.73098mm,111.86602mm) Top Layer Pad uC3-12(95.38101mm,111.86602mm) Top Layer
Pad uC3-10(94.08099mm,111.86602mm) Top Layer Pad uC3-11(94.73098mm,111.86602mm) Top Layer
Pad uC3-9(93.431mm,111.86602mm) Top Layer Pad uC3-10(94.08099mm,111.86602mm) Top Layer
Pad uC3-8(92.78102mm,111.86602mm) Top Layer Pad uC3-9(93.431mm,111.86602mm) Top Layer
Pad uC3-7(92.13098mm,111.86602mm) Top Layer Pad uC3-8(92.78102mm,111.86602mm) Top Layer
Pad uC3-6(91.481mm,111.86602mm) Top Layer Pad uC3-7(92.13098mm,111.86602mm) Top Layer
Pad uC3-5(90.83101mm,111.86602mm) Top Layer Pad uC3-6(91.481mm,111.86602mm) Top Layer
Pad uC3-4(90.18102mm,111.86602mm) Top Layer Pad uC3-5(90.83101mm,111.86602mm) Top Layer
Pad uC3-3(89.53099mm,111.86602mm) Top Layer Pad uC3-4(90.18102mm,111.86602mm) Top Layer
Pad uC3-2(88.881mm,111.86602mm) Top Layer Pad uC3-3(89.53099mm,111.86602mm) Top Layer
Pad uC3-1(88.23101mm,111.86602mm) Top Layer Pad uC3-2(88.881mm,111.86602mm) Top Layer
Track (160.5187mm,126.746mm)(173.2788mm,139.5061mm) Bottom Layer Pad MOSFET dual-3(168.275mm,132.956mm) Bottom Layer
Track (160.5187mm,126.746mm)(173.2788mm,139.5061mm) Bottom Layer Pad MOSFET dual-2(167.005mm,132.956mm) Bottom Layer
Track (160.5187mm,126.746mm)(173.2788mm,139.5061mm) Bottom Layer Pad MOSFET dual-1(165.735mm,132.956mm) Bottom Layer
Pad Cmax3-2(169.656mm,89.408mm) Multi-Layer Pad VR1-2(166.53601mm,87.884mm) Bottom Layer
Pad Cmax2-2(162.544mm,93.472mm) Multi-Layer Pad VR1-2(166.53601mm,87.884mm) Bottom Layer
Pad CU2-2(155.13401mm,84.836mm) Multi-Layer Pad VR1-1(155.53599mm,85.344mm) Bottom Layer
Back to top

Net Antennae (Tolerance=0mm) (All)
Net Antennae: Track (154.305mm,98.92mm)(154.305mm,99.8982mm) Bottom Layer
Net Antennae: Track (153.035mm,97.7646mm)(153.035mm,98.92mm) Bottom Layer
Net Antennae: Track (151.765mm,98.92mm)(151.765mm,99.77592mm) Bottom Layer
Back to top

Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Via (166.3954mm,125.984mm) Top Layer to Bottom Layer Pad MOSFET dual-7(167.005mm,128.156mm) Bottom Layer
Via (166.3954mm,125.984mm) Top Layer to Bottom Layer Pad MOSFET dual-8(165.735mm,128.156mm) Bottom Layer
Pad R05-2(171.45mm,81.788mm) Multi-Layer Pad VR1-2(166.53601mm,87.884mm) Bottom Layer
Pad Ultrasonic - L-1(121.92mm,81.788mm) Multi-Layer Pad H-Bridge L-11(122.94403mm,83.566mm) Bottom Layer
Pad LEFT motor-1(136.144mm,81.788mm) Multi-Layer Pad H-Bridge L-10(136.64402mm,83.566mm) Bottom Layer
Via (99.5934mm,123.2408mm) Top Layer to Bottom Layer Pad H-Bridge T-2(99.822mm,120.89602mm) Bottom Layer
Via (99.5934mm,123.2408mm) Top Layer to Bottom Layer Pad H-Bridge T-1(98.552mm,120.89602mm) Bottom Layer
Via (90.424mm,103.2764mm) Top Layer to Bottom Layer Pad S21-2(88.392mm,103.378mm) Multi-Layer
Via (135.382mm,115.3922mm) Top Layer to Bottom Layer Pad uC1-5(135.382mm,113.538mm) Multi-Layer
Via (148.9202mm,102.9462mm) Top Layer to Bottom Layer Pad uC1 pins-13(148.844mm,101.092mm) Multi-Layer
Via (164.084mm,102.9208mm) Top Layer to Bottom Layer Pad uC1 pins-19(164.084mm,101.092mm) Multi-Layer
Via (118.9482mm,95.1992mm) Top Layer to Bottom Layer Pad uC2 pins-14(118.364mm,97.028mm) Multi-Layer
Via (140.97mm,83.566mm) Top Layer to Bottom Layer Pad Servo2-1(139.7mm,81.788mm) Multi-Layer
Via (96.0882mm,109.0422mm) Top Layer to Bottom Layer Via (94.1578mm,109.1376mm) Top Layer to Bottom Layer
Via (132.08mm,141.1224mm) Top Layer to Bottom Layer Via (132.461mm,139.192mm) Top Layer to Bottom Layer
Back to top

Un-Routed Net Constraint ( (All) )
Un-Routed Net Constraint: Net VCC Between Pad uC3-13 (96.031,111.86602mm) And Track on layer Bottom Layer (98.552,107.3404mm)
Un-Routed Net Constraint: Net VCC Between Track on layer Bottom Layer (84.836,119.888mm) And Pad uC3-28 (88.23101,118.76598mm)
Un-Routed Net Constraint: Net T2 Between Pad uC3-26 (89.53099,118.76598mm) And Track on layer Top Layer (96.0882,109.0422mm)
Un-Routed Net Constraint: Net T1 Between Pad uC3-25 (90.18102,118.76598mm) And Track on layer Bottom Layer (94.1578,119.1514mm)
Un-Routed Net Constraint: Net SDA1 Between Pad uC3-18 (94.73098,118.76598mm) And Track on layer Top Layer (116.7892,115.40541mm)
Un-Routed Net Constraint: Net SCL1 Between Pad uC3-17 (95.38101,118.76598mm) And Track on layer Top Layer (118.56425,127.18075mm)
Un-Routed Net Constraint: Net S3 Between Pad uC3-11 (94.73098,111.86602mm) And Track on layer Bottom Layer (98.044,97.028mm)
Un-Routed Net Constraint: Net S2 Between Pad uC3-7 (92.13098,111.86602mm) And Track on layer Bottom Layer (93.7006,98.8314mm)
Un-Routed Net Constraint: Net S1 Between Pad uC3-6 (91.481,111.86602mm) And Pad uC2 pins-4 (92.964,97.028mm)
Un-Routed Net Constraint: Net PWM2 Between Track on layer Top Layer (163.068,120.0912mm) And Pad MOSFET dual-4 (169.545,132.956mm)
Un-Routed Net Constraint: Net PWM1 Between Track on layer Bottom Layer (164.084,102.9208mm) And Pad MOSFET dual-2 (167.005,132.956mm)
Un-Routed Net Constraint: Net PGD2 Between Pad uC3-4 (90.18102,111.86602mm) And Track on layer Top Layer (90.6176,109.7376mm)
Un-Routed Net Constraint: Net PGC2 Between Track on layer Bottom Layer (89.662,91.9226mm) And Pad uC3-5 (90.83101,111.86602mm)
Un-Routed Net Constraint: Net NetuC3_3 Between Pad uC3-3 (89.53099,111.86602mm) And Pad Ultrasonic - L-1 (121.92,81.788mm)
Un-Routed Net Constraint: Net NetuC3_2 Between Pad uC3-2 (88.881,111.86602mm) And Pad Ultrasonic - R-1 (115.824,145.796mm)
Un-Routed Net Constraint: Net NetC21_2 Between Pad C21-2 (92.964,125.352mm) And Pad uC3-20 (93.431,118.76598mm)
Un-Routed Net Constraint: Net MCLR2 Between Track on layer Top Layer (87.9224,109.1376mm) And Pad uC3-1 (88.23101,111.86602mm)
Un-Routed Net Constraint: Net L2 Between Track on layer Top Layer (87.884,135.636mm) And Pad uC3-24 (90.83101,118.76598mm)
Un-Routed Net Constraint: Net L1 Between Track on layer Top Layer (89.1032,134.62mm) And Pad uC3-23 (91.481,118.76598mm)
Un-Routed Net Constraint: Net GND Between Pad uC3-8 (92.78102,111.86602mm) And Track on layer Bottom Layer (98.568,110.236mm)
Un-Routed Net Constraint: Net GND Between Pad uC3-27 (88.881,118.76598mm) And Pad uC3-19 (94.08099,118.76598mm)
Un-Routed Net Constraint: Net GND Between Pad C21-1 (92.964,122.552mm) And Pad uC3-19 (94.08099,118.76598mm)
Un-Routed Net Constraint: Net GND Between Pad MOSFET dual-3 (168.275,132.956mm) And Track on layer Bottom Layer (168.91,136.652mm)
Un-Routed Net Constraint: Net GND Between Pad MOSFET dual-1 (165.735,132.956mm) And Pad MOSFET dual-3 (168.275,132.956mm)
Un-Routed Net Constraint: Net AUX7 Between Pad uC3-9 (93.431,111.86602mm) And Pad uC2 pins-7 (100.584,97.028mm)
Un-Routed Net Constraint: Net AUX6 Between Pad uC3-10 (94.08099,111.86602mm) And Pad uC2 pins-8 (103.124,97.028mm)
Un-Routed Net Constraint: Net AUX5 Between Pad uC3-12 (95.38101,111.86602mm) And Pad uC2 pins-9 (105.664,97.028mm)
Un-Routed Net Constraint: Net AUX4 Between Pad uC3-14 (96.68099,111.86602mm) And Pad uC2 pins-10 (108.204,97.028mm)
Un-Routed Net Constraint: Net AUX3 Between Pad uC3-15 (96.68099,118.76598mm) And Track on layer Top Layer (102.108,113.884mm)
Un-Routed Net Constraint: Net AUX2 Between Pad uC3-16 (96.031,118.76598mm) And Track on layer Top Layer (102.9462,119.253mm)
Un-Routed Net Constraint: Net AUX1 Between Pad uC3-21 (92.78102,118.76598mm) And Track on layer Top Layer (104.4956,122.3518mm)
Un-Routed Net Constraint: Net AUX0 Between Pad uC3-22 (92.13098,118.76598mm) And Track on layer Top Layer (100.838,115.824mm)
Un-Routed Net Constraint: Net 12V Between Pad VR1-1 (155.53599,85.344mm) And Pad VR0-3 (174.244,85.852mm)
Un-Routed Net Constraint: Net 5V Between Track on layer Bottom Layer (166.3954,125.984mm) And Pad MOSFET dual-7 (167.005,128.156mm)
Un-Routed Net Constraint: Net 5V Between Pad MOSFET dual-8 (165.735,128.156mm) And Pad MOSFET dual-7 (167.005,128.156mm)
Un-Routed Net Constraint: Net 5V Between Pad MOSFET dual-6 (168.275,128.156mm) And Pad MOSFET dual-5 (169.545,128.156mm)
Un-Routed Net Constraint: Net 5V Between Pad MOSFET dual-7 (167.005,128.156mm) And Pad MOSFET dual-6 (168.275,128.156mm)
Back to top

Short-Circuit Constraint (Allowed=No) (All),(All)
Track (160.5187mm,126.746mm)(173.2788mm,139.5061mm) Bottom Layer Pad MOSFET dual-2(167.005mm,132.956mm) Bottom Layer
Track (160.5187mm,126.746mm)(173.2788mm,139.5061mm) Bottom Layer Pad MOSFET dual-1(165.735mm,132.956mm) Bottom Layer
Pad Cmax3-2(169.656mm,89.408mm) Multi-Layer Pad VR1-2(166.53601mm,87.884mm) Bottom Layer
Pad Cmax2-2(162.544mm,93.472mm) Multi-Layer Pad VR1-2(166.53601mm,87.884mm) Bottom Layer
Pad CU2-2(155.13401mm,84.836mm) Multi-Layer Pad VR1-1(155.53599mm,85.344mm) Bottom Layer
Back to top