

Section 6. Interrupts

HIGHLIGHTS

This section of the manual contains the following topics:

6.1	Introduction	
6.2	Non-Maskable Traps	
6.3	Interrupt Processing Timing	
6.4	Interrupt Control and Status Registers	
6.5	Interrupt Setup Procedures	
6.6	Design Tips	
6.7	Related Application Notes	
6.8	Revision History	6-62

Interrupts

6.1 INTRODUCTION

The PIC24H Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24H CPU. It has these features:

- Up to eight processor exceptions and software traps
- Seven user selectable priority levels
- Interrupt Vector Table (IVT) with up to 126 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debugging support
- Fixed interrupt entry and return latencies

6.1.1 Interrupt Vector Table

Figure 6-1 shows the IVT resides in program memory starting at location 0x000004. The IVT contains 126 vectors consisting of eight non-maskable trap vectors and up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

6.1.2 Alternate Vector Table


Figure 6-1 shows the AIVT that is located after the IVT. Access to the AIVT is provided by the Enable Alternate Interrupt Vector Table (ALTIVT) control bit in Interrupt Control Register 2 (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

6.1.3 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24H device clears its registers in response to a Reset, which forces the Program Counter (PC) to zero. The processor then begins program execution at location 0x000000. The user programs a GOTO instruction at the Reset address, that redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.





6

Interrupts

IRQ #	IVT Address	AIVT Address	Interrupt Source
0			interrupt Source
0		Highest Natural Order	Priority
	0x000004	0x000104	Reserved
1	0x000006	0x000106	Oscillator Failure
2	0x000008	0x000108	Address Error
3	0x00000A	0x00010A	Stack Error
4	0x00000C	0x00010C	Math Error
5	0x00000E	0x00010E	DMAC Error
6	0x000010	0x000110	Reserved
7	0x000012	0x000112	Reserved
8	0x000014	0x000114	INT0 – External Interrupt 0
9	0x000016	0x000116	IC1 – Input Compare 1
10	0x000018	0x000118	OC1 – Output Compare 1
11	0x00001A	0x00011A	T1 – Timer1
12	0x00001C	0x00011C	DMA0 – DMA Channel 0
13	0x00001E	0x00011E	IC2 – Input Capture 2
14	0x000020	0x000120	OC2 – Output Compare 2
15	0x000022	0x000122	T2 – Timer2
16	0x000024	0x000124	T3 – Timer3
17	0x000026	0x000126	SPI1E – SPI 1 Fault
18	0x000028	0x000128	SPI1 – SPI 1 Transfer Done
19	0x00002A	0x00012A	U1RX – UART1 Receiver
20	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	0x00002E	0x00012E	AD1 – ADC1 Convert Done
22	0x000030	0x000130	DMA1 – DMA Channel 1
23	0x000032	0x000132	Reserved
24	0x000034	0x000134	SI2C1 – I ² C [™] 1 Slave Event
25	0x000036	0x000136	MI2C1 – I ² C 1 Master Event
26	0x000038	0x000138	Reserved
27	0x00003A	0x00013A	CN – Input Change Interrupt
28	0x00003C	0x00013C	INT1 – External Interrupt 1
29	0x00003E	0x00013E	AD2 – ADC2 Convert Done
30	0x000040	0x000140	IC7 – Input Capture 7
31	0x000042	0x000142	IC8 – Input Capture 8
32	0x000044	0x000144	DMA2 – DMA Channel 2
33	0x000046	0x000146	OC3 – Output Compare 3
34	0x000048	0x000148	OC4 – Output Compare 4
35	0x00004A	0x00014A	T4 – Timer4
36	0x00004C	0x00014C	T5 – Timer5
37	0x00004E	0x00014E	INT2 – External Interrupt 2
38	0x000050	0x000150	U2RX – UART2 Receiver
39	0x000052	0x000152	U2TX – UART2 Transmitter
40	0x000054	0x000154	SPI2E – SPI2 Fault
41	0x000056	0x000156	SPI2 – SPI2 Transfer Done
42	0x000058	0x000158	C1RX – CAN1 RX Data Ready
43	0x00005A	0x00015A	C1 – CAN1 Event
44	0x00005C	0x00015C	DMA3 – DMA Channel 3
45	0x00005E	0x00015E	IC3 – Input Capture 3
46	0x000060	0x000160	IC4 – Input Capture 4
47	0x000062	0x000162	IC5 – Input Capture 5
48	0x000064	0x000164	IC6 – Input Capture 6
49	0x000066	0x000166	OC5 – Output Compare 5
50	0x000068	0x000168	OC6 – Output Compare 6
51	0x00006A	0x00016A	OC7 – Output Compare 7

Table 6-1: Interrupt Vector Details

IRQ #	IVT Address	AIVT Address	Interrupt Source
52	0x00006C	0x00016C	OC8 – Output Compare 8
53	0x00006E	0x00016E	Reserved
54	0x000070	0x000170	DMA4 – DMA Channel 4
55	0x000072	0x000172	T6 – Timer6
56	0x000074	0x000174	T7 – Timer7
57	0x000076	0x000176	I2C2S – I ² C [™] 2 Slave Event
58	0x000078	0x000178	I2C2M – I ² C 2 Master Event
59	0x00007A	0x00017A	T8 – Timer8
60	0x00007C	0x00017C	T9 – Timer9
61	0x00007E	0x00017E	INT3 – External Interrupt 3
62	0x000080	0x000180	INT4 – External Interrupt 4
63	0x000082	0x000182	C2RX – CAN2 RX Data Ready
64	0x000084	0x000184	C2 – CAN2 Event
65	0x000086	0x000186	Reserved
66	0x000088	0x000188	Reserved
67	0x00008A	0x00018A	Reserved
68	0x00008C	0x00018C	Reserved
69	0x00008E	0x00018E	DMA5 – DMA Channel 5
70	0x000090	0x000190	Reserved
71	0x000092	0x000192	Reserved
72	0x000094	0x000194	Reserved
73	0x000096	0x000196	U1E – UART1 Error Interrupt
74	0x000098	0x000198	U2E – UART2 Error Interrupt
75	0x00009A	0x00019A	Reserved
76	0x00009C	0x00019C	DMA6 – DMA Channel 6
77	0x00009E	0x00019E	DMA7 – DMA Channel 7
78	0x0000A0	0x0001A0	C1TX – CAN1 TX Data Request
79	0x0000A2	0x0001A2	C2TX – CAN2 TX Data Request
80	0x0000A4	0x0001A4	Reserved
81	0x0000A6	0x0001A6	Reserved
82	0x0000A8	0x0001A8	Reserved
83-124	0x0000AA-0x0000FC	0x0001AA-0x0001FC	Reserved
125	0x0000FE	0x0001FE	Reserved
		Lowest Natural Order F	Priority

 Table 6-1:
 Interrupt Vector Details (Continued)

6.1.4 CPU Priority Status

The CPU can operate at one of 16 priority levels that range from 0-15. An interrupt or trap source must have a priority level greater than the current CPU priority to initiate an exception process. You can program peripheral and external interrupt sources for levels 0-7. CPU priority levels 8-15 are reserved for trap sources.

A trap is a non-maskable interrupt source intended to detect hardware and software problems (refer to **6.2** "**Non-Maskable Traps**"). The priority level for each trap source is fixed. Only one trap is assigned to a priority level. An interrupt source programmed to priority level 0 is effectively disabled, since it can never be greater than the CPU priority.

The current CPU priority level is indicated by the following status bits:

- CPU Interrupt Priority Level (IPL<2:0>) status bits in the CPU Status Register (SR<7:5>)
- CPU Interrupt Priority Level 3 (IPL3) status bit in the Core Control (CORCON<3>) register

The IPL<2:0> status bits are readable and writable, so the user application can modify these bits to disable all sources of interrupts below a given priority level. For example, if IPL<2:0> = 3, the CPU is not interrupted by any source with a programmed priority level of 0, 1, 2 or 3.

Trap events have higher priority than any user interrupt source. When the IPL3 bit is set, a trap event is in progress. The IPL3 bit can be cleared, but not set, by the user application. In some applications, you might need to clear the IPL3 bit when a trap has occurred and branch to an instruction other than the instruction after the one that originally caused the trap to occur.

All user interrupt sources can be disabled by setting IPL<2:0> = 111.

Note: The IPL<2:0> bits become read-only bits when interrupt nesting is disabled. For more information, refer to **6.2.4.2** "Interrupt Nesting".

6.1.5 Interrupt Priority

Each peripheral interrupt source can be assigned to one of seven priority levels. The user assignable interrupt priority control bits for each individual interrupt are located in the Least Significant 3 bits of each nibble within the IPCx registers. Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt. The usable priority levels are 1 (lowest priority) through 7 (highest priority). If the IPC bits associated with an interrupt source are all cleared, the interrupt source is effectively disabled.

Note: The application program must disable the interrupts while reconfiguring the interrupt priority levels on the fly. Failure to disable interrupts can produce unexpected results,.

More than one interrupt request source can be assigned to a specific priority level. To resolve priority conflicts within a given user-assigned level, each source of interrupt has a natural order priority based on its location in the IVT. Table 6-1 shows the location of each interrupt source in the IVT. The lower numbered interrupt vectors have higher natural priority, while the higher numbered vectors have lower natural priority. The overall priority level for any pending source of interrupt is determined first by the user-assigned priority of that source in the IPCx register, then by the natural order priority within the IVT.

Natural order priority is used only to resolve conflicts between simultaneous pending interrupts with the same user assigned priority level. Once the priority conflict is resolved and the exception process begins, the CPU can be interrupted only by a source with higher user-assigned priority. Interrupts with the same user-assigned priority, but a higher natural order priority that become pending during the exception process, remain pending until the current exception process completes.

Assigning each interrupt source to one of seven priority levels enables the user application to give an interrupt with a low natural order priority a very high overall priority level. For example, the UART1 Rx Interrupt can be given a priority of 7, and the External Interrupt 0 (INT0) can be assigned to priority level 1, thus giving it a very low effective priority.

Note: The peripherals and sources of interrupt available in the IVT vary depending on the specific PIC24H device. The sources of interrupt shown in this document represent a comprehensive listing of all interrupt sources found on PIC24H devices. For further details, refer to the specific device data sheet.

6.2 NON-MASKABLE TRAPS

Traps are non-maskable, nestable interrupts that adhere to a fixed priority structure. Traps provide a means to correct erroneous operation during debugging and operation of the application. If the user application does not intend to correct a trap error condition, these vectors must be loaded with the address of a software routine to reset the device. Otherwise, the user application programs the trap vector with the address of a service routine that corrects the trap condition.

The PIC24H consists of the following implemented sources of non-maskable traps:

- Oscillator Failure Trap
- Stack Error Trap
- Address Error Trap
- Math Error Trap
- DMAC Error Trap

For many of the trap conditions, the instruction that caused the trap is allowed to complete before exception processing begins. Therefore, the user application may have to correct the action of the instruction that caused the trap.

Each trap source has a fixed priority as defined by its position in the IVT. An oscillator failure trap has the highest priority, while a DMA Controller (DMAC) error trap has the lowest priority (refer to Figure 6-1). In addition, trap sources are classified into two distinct categories: soft traps and hard traps.

6.2.1 Soft Traps

The DMAC error trap (priority level 10), math error trap (priority level 11), and stack error trap (priority level 12) are categorized as soft trap sources. Soft traps can be treated like non-maskable sources of interrupt that adhere to the priority assigned by their position in the IVT. Soft traps are processed like interrupts and require two cycles to be sampled and acknowledged prior to exception processing. Therefore, additional instructions may be executed before a soft trap is acknowledged.

6.2.1.1 STACK ERROR TRAP (SOFT TRAP, LEVEL 12)

The stack is initialized to 0x0800 during a Reset. A stack error trap is generated, if the Stack Pointer address is less than 0x0800.

A Stack Limit (SPLIM) register associated with the Stack Pointer is uninitialized at Reset. The stack overflow check is not enabled until a word is written to the SPLIM register.

All Effective Addresses (EA) generated using W15 as a source or destination pointer are compared against the value in the SPLIM register. If the EA is greater than the contents of the SPLIM register, a stack error trap generates. In addition, a stack error trap generates if the EA calculation wraps over the end of data space (0xFFFF).

A stack error can be detected in software by polling the Stack Error Trap (STKERR) status bit (INTCON1<2>). To avoid re-entering the Trap Service Routine, the STKERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

6.2.1.2 MATH ERROR TRAP (SOFT TRAP, LEVEL 11)

A math error trap is generated by divide-by-zero events. Divide-by-zero traps cannot be disabled. The divide-by-zero check is performed during the first iteration of the REPEAT loop that executes the divide instruction. The Math Error Status (DIV0ERR) bit (INTCON1<6>) is set when this trap is detected.

A math error trap can be detected in software by polling the Math Error Status (MATHERR) bit (INTCON1<4>). To avoid re-entering the Trap Service Routine, the MATHERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction). Before the MATHERR status bit can be cleared, all conditions that caused the trap to occur must also be cleared.

6.2.1.3 DMAC ERROR TRAP (SOFT TRAP, LEVEL 10)

A DMAC error trap occurs with these conditions:

- RAM write collision
- DMA-ready peripheral RAM write collision

Write collision errors are a serious enough threat to system integrity to warrant a non-maskable CPU trap event. If Both the CPU and a DMA channel attempt to write to a target address, the CPU is given priority and the DMA write is ignored. In this case, a DMAC error trap is generated and the DMAC Error Status (DMACERR) bit (INTCON1<5>) is set.

6.2.2 Hard Traps

Hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

Like soft traps, hard traps are non-maskable sources of interrupt. The difference between hard traps and soft traps is that hard traps force the CPU to stop code execution after the instruction causing the trap to complete. Normal program execution flow does not resume until the trap is acknowledged and processed.

6.2.2.1 TRAP PRIORITY AND HARD TRAP CONFLICTS

If a higher priority trap occurs while any lower priority trap is in progress, processing of the lower-priority trap is suspended. The higher priority trap is acknowledged and processed. The lower priority trap remains pending until processing of the higher priority trap completes.

Each hard trap that occurs must be acknowledged before code execution of any type can continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged or is being processed, a hard-trap conflict occurs because the lower priority trap cannot be acknowledged until processing for the higher priority trap completes.

The device is automatically reset in a hard-trap conflict condition. The Trap Reset Flag (TRAPR) status bit in the Reset Control Register (RCON<15> in the Reset module) is set when the Reset occurs so that the condition can be detected in software.

6.2.2.2 OSCILLATOR FAILURE TRAP (HARD TRAP, LEVEL 14)

An oscillator failure trap event is generated for any of these reasons:

- The Fail-Safe Clock Monitor (FSCM) is enabled and has detected a loss of the system clock source
- · A loss of PLL lock has been detected during normal operation using the PLL
- The FSCM is enabled and the PLL fails to achieve lock at a Power-on Reset (POR)

An oscillator failure trap event can be detected in software by polling the Oscillator Failure Trap (OSCFAIL) status bit (INTCON1<1>) or the Clock Fail (CF) status bit (OSCCON<3> in the Oscillator module). To avoid re-entering the Trap Service Routine, the OSCFAIL status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

For more information about the Fail-Safe Clock Monitor, refer to **Section 7** "**Oscillator**" (DS70227) and **Section 25** "**Device Configuration**" (DS70231). For the latest documentation, refer to the Microchip web site at www.microchip.com.

6.2.2.3 ADDRESS ERROR TRAP (HARD TRAP, LEVEL 13)

Operating conditions that can generate an address error trap include:

- A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word access with the Least Significant bit (LSb) of the effective address set to '1'. The PIC24H CPU requires all word accesses to be aligned to an even address boundary
- A bit manipulation instruction uses the Indirect Addressing mode with the LSb of the effective address set to '1'
- A data fetch is attempted from unimplemented data address space
- Execution of a BRA #literal instruction or a GOTO #literal instruction, where literal is an unimplemented program memory address

• Execution of instructions after the Program Counter has been modified to point to unimplemented program memory addresses. The Program Counter can be modified by loading a value into the stack and executing a RETURN instruction

When an address error trap occurs, data space writes are inhibited so that data is not destroyed.

An address error can be detected in software by polling the ADDRERR status bit (INTCON1<3>). To avoid re-entering the Trap Service Routine, the ADDRERR status flag must be cleared (in software) before the program returns from the trap (with a RETFIE instruction).

6.2.3 Disable Interrupts Instruction

The DISI (disable interrupts) instruction can disable interrupts for up to 16384 instruction cycles. This instruction is useful for executing time-critical code segments.

The DISI instruction only disables interrupts with priority levels 1-6. Priority level 7 interrupts and all trap events can still interrupt the CPU when the DISI instruction is active.

The DISI instruction works in conjunction with the Disable Interrupts Count (DISICNT) register in the CPU. When the DISICNT register is non-zero, priority level 1-6 interrupts are disabled. The DISICNT register is decremented on each subsequent instruction cycle. When the DISICNT register counts down to zero, priority level 1-6 interrupts are re-enabled. The value specified in the DISI instruction includes all cycles due to PSV accesses, instruction stalls, etc.

The DISICNT register is both readable and writable. The user application can terminate the effect of a previous DISI instruction early by clearing the DISICNT register. The time that interrupts are disabled can also be increased by writing to, or adding to, the DISICNT register.

If the DISICNT register is zero, interrupts cannot be disabled by simply writing a non-zero value to the register. Interrupts must first be disabled by using the DISI instruction. Once the DISI instruction has executed and DISICNT holds a non-zero value, the application can extend the interrupt disable time by modifying the contents of DISICNT.

The DISI Instruction (DISI) status bit (INTCON2<14>) is set whenever interrupts are disabled as a result of the DISI instruction.

Note: The DISI instruction can be used to quickly disable all user interrupt sources if no source is assigned to CPU priority level 7.

6.2.4 Interrupt Operation

All interrupt event flags are sampled during each instruction cycle. A pending Interrupt Request (IRQ) is indicated by the flag bit = 1 in an IFSx register. The IRQ causes an interrupt if the corresponding bit in the Interrupt Enable (IECx) registers is set. For the rest of the instruction cycle in which the IRQ is sampled, the priorities of all pending interrupt requests are evaluated.

No instruction is aborted when the CPU responds to the IRQ. The instruction in progress when the IRQ is sampled is completed before the Interrupt Service Routine (ISR) is executed.


If the IPL<2:0> status bits (SR<7:5>) display a pending IRQ with a user-assigned priority level greater than the current processor level, an interrupt is presented to the processor. The processor then saves the following information on the software stack:

- Current PC value
- Low byte of the Processor Status register (SRL)
- IPL3 status bit (CORCON<3>)

These three values allow the return Program Counter address value, MCU status bits and the current processor priority level to automatically save.

After this information saves on the stack, the CPU writes the priority level of the pending interrupt into the IPL<2:0> bit locations. This action disables all interrupts of lower or equal priority until the ISR is terminated using the RETFIE instruction.





6.2.4.1 RETURN FROM INTERRUPT

The RETFIE (Return from Interrupt) instruction unstacks the PC return address, IPL3 status bit and SRL register to return the processor to the state and priority level that existed before the interrupt sequence.

6.2.4.2 INTERRUPT NESTING

Interrupts are nestable by default. Any ISR in progress can be interrupted by another source of interrupt with a higher user-assigned priority level. Interrupt nesting can be disabled by setting the Interrupt Nesting Disable (NSTDIS) control bit (INTCON1<15>). When the NSTDIS control bit is set, all interrupts in progress force the CPU priority to level 7 by setting IPL<2:0> = 111. This action effectively masks all other sources of interrupt until a RETFIE instruction executes. When interrupt nesting is disabled, the user-assigned interrupt priority levels have no effect except to resolve conflicts between simultaneous pending interrupts.

The IPL<2:0> bits (SR<7:5>) become read-only when interrupt nesting is disabled. This prevents the user software from setting IPL<2:0> to a lower value, which would effectively re-enable interrupt nesting.

6.2.5 Wake-Up from Sleep and Idle

Any source of interrupt that is individually enabled, using its corresponding control bit in the IECx registers, can wake-up the processor from Sleep or Idle mode. When the interrupt status flag for a source is set and the interrupt source is enabled by the corresponding bit in the IEC Control registers, a wake-up signal is sent to the PIC24H CPU. When the device wakes from Sleep or Idle mode, one of two actions occur:

- If the interrupt priority level for that source is greater than the current CPU priority level, the processor processes the interrupt and branches to the ISR for the interrupt source
- If the user-assigned interrupt priority level for the source is lower than, or equal to, the current CPU priority level, the processor continues execution, starting with the instruction immediately following the PWRSAV instruction that previously put the CPU in Sleep or Idle mode

Note: User interrupt sources assigned to CPU priority level 0 cannot wake the CPU from Sleep or Idle mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the program must assign the CPU priority level for the interrupt to level 1 or greater.

6.2.6 Analog-to-Digital Converter (ADC) External Conversion Request

The INT0 external interrupt request pin is shared with the ADC as an external conversion request signal. The INT0 interrupt source has programmable edge polarity, which is also available to the ADC external conversion request feature.

6.2.7 External Interrupt Support

The PIC24H supports up to five external interrupt pin sources (INT0-INT4). Each external interrupt pin has edge detection circuitry to detect the interrupt event. The INTCON2 register has five control bits (INT0EP-INT4EP) that select the polarity of the edge detection circuitry. Each external interrupt pin can be programmed to interrupt the CPU on a rising edge or falling edge event. For further details, refer to Register 6-4.

6.3 INTERRUPT PROCESSING TIMING

6.3.1 Interrupt Latency for One-Cycle Instructions

Figure 6-3 shows the sequence of events when a peripheral interrupt is asserted during a one-cycle instruction. The interrupt process takes four instruction cycles. Each cycle in the figure is numbered for reference.

The interrupt flag status bit is set during the instruction cycle after the peripheral interrupt occurs. The current instruction completes during this instruction cycle. In the second instruction cycle after the interrupt event, the contents of the PC and Lower Byte Status (SRL) registers are saved into a temporary buffer register. The second cycle of the interrupt process is executed as a NOP to maintain consistency with the sequence taken during a two-cycle instruction (refer to **6.3.2 "Interrupt Latency for Two-Cycle Instructions"**). In the third cycle, the PC is loaded with the vector table address for the interrupt source and the starting address of the ISR is fetched. In the fourth cycle, the PC is loaded with the ISR address. The fourth cycle is executed as a NOP, while the first instruction in the ISR is fetched.




Figure 6-3: Interrupt Timing During a One-Cycle Instruction

6.3.2 Interrupt Latency for Two-Cycle Instructions

The interrupt latency during a two-cycle instruction is the same as during a one-cycle instruction. The first and second cycle of the interrupt process allow the two-cycle instruction to complete execution. The timing diagram in Figure 6-4 shows the peripheral interrupt event occurring in the instruction cycle prior to execution of the two-cycle instruction.

Figure 6-5 shows the timing when a peripheral interrupt coincides with the first cycle of a two-cycle instruction. In this case, the interrupt process completes as if for a one-cycle instruction (refer to 6.3.1 "Interrupt Latency for One-Cycle Instructions").





Figure 6-4: Interrupt Timing During a Two-Cycle Instruction





6.3.3 Returning from Interrupt

To return from an interrupt, the program must call the RETFIE instruction. During the first two cycles of a RETFIE instruction, the contents of the PC and the SRL register are popped from the stack. The third instruction cycle fetches the instruction addressed by the updated program counter. This cycle executes as a NOP instruction. On the fourth cycle, program execution resumes at the point where the interrupt occurred.




Figure 6-6: Return from Interrupt Timing

6.3.4 Special Conditions for Interrupt Latency

The PIC24H allows the current instruction to complete when a peripheral interrupt source becomes pending. The interrupt latency is the same for both one- and two-cycle instructions. However, certain conditions can increase interrupt latency by one cycle, depending on when the interrupt occurs. If a fixed latency is critical to the application, you should avoid these conditions:

- Executing a MOV.D instruction that uses PSV to access a value in program memory space
- · Appending an instruction stall cycle to any two-cycle instruction
- Appending an instruction stall cycle to any one-cycle instruction that performs a PSV access
- A bit test and skip instruction (BTSC, BTSS) that uses PSV to access a value in the program memory space

6.4 INTERRUPT CONTROL AND STATUS REGISTERS

These are associated with the interrupt controller:

• INTCON1, INTCON2 Registers

- The following registers control global interrupt functions:
- INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources.
- INTCON2 controls external interrupt request signal behavior and use of the alternate vector table.
- IFSx: Interrupt Flag Status Registers

All interrupt request flags are maintained in the IFSx registers, where 'x' denotes the register number. Each source of interrupt has a status bit, set by the respective peripherals or external signal and cleared by software.

- IECx: Interrupt Enable Control Registers All Interrupt Enable Control bits are maintained in the IECx registers, where 'x' denotes the register number. These control bits are used to individually enable interrupts from the peripherals or external signals.
- IPCx: Interrupt Priority Control Registers

Each user interrupt source can be assigned to one of eight priority levels. The IPC registers set the interrupt priority level for each source of interrupt.

SR: CPU Status Register

The SR is not specifically part of the interrupt controller hardware, but it contains the IPL<2:0> status bits (SR<7:5>) that indicate the current CPU priority level. The user application can change the current CPU priority level by writing to the IPL bits.

CORCON: Core Control Register

The CORCON register is not specifically part of the interrupt controller hardware, but it contains the IPL3 status bit, which indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

Each register is described in detail in the following sections.

Note: The total number and type of interrupt sources depend on the device variant. For further details, refer to the specific device data sheet.

6.4.1 Assignment of Interrupts to Control Registers

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-1. For example, the INT0 (External Interrupt 0) source has vector number and natural order priority 0. Thus, the External Interrupt 0 Flag Status (INT0IF) bit is found in IFS0<0>. The INT0 interrupt uses bit 0 of the IEC0 register as its Enable bit. The IPC0<2:0> bits assign the interrupt priority level for the INT0 interrupt.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	IPL<2:0>		RA	N	OV	Z	С			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	le bit U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set	1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15-8	Unimpleme	nted: Read as	'0'							
bit 7-5	IPL<2:0>: C	PU Interrupt Pr	ioritv Level Sta	itus bits ^(1,2)						
		•	•		ts disabled					
111 = CPU interrupt priority level is 7 (15). User interrupts disabled 110 = CPU interrupt priority level is 6 (14)										
	101 = CPU interrupt priority level is 5 (13)									
	100 = CPU interrupt priority level is 4 (12)									
	011 = CPU interrupt priority level is 3 (11)									
	010 = CPU interrupt priority level is 2 (10)									

Register 6-1: SR: Status Register (In CPU)

Noto 1:	The IDL 220 bits are consistentiated with the IDL 22 bit (COPCON-22) to form the CDL interrupt priority

(Refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for description of SR bits.)

- **Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the IPL if IPL<3> = 1.
 - 2: The IPL<2:0> status bits are read only when NSTDIS = 1 (INTCON1<15>).

001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8)

Not used by the Interrupt Controller

bit 4-0

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—	—	—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0		
—	—	—	—	IPL3	PSV	—	_		
bit 7		•	•				bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set	t '0' = Bit is cleared		eared	x = Bit is unknown			
bit 15-4	Unimplemen	ted: Read as	ʻ0'						
bit 3	IPL3: CPU In	terrupt Priority	Level Status b	oit 3(1)					
			vel is greater th						
			vel is 7 or less						
bit 2	Not used by	the Interrupt	Controller						
	(Refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157), for description of CORCON bits.)								

Register 6-2:	CORCON: Core Control Register
---------------	-------------------------------

Unimplemented: Read as '0'

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

© 2008 Microchip Technology Inc.

bit 1-0

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS		—	—	—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15 bit 14-7	1 = Interrupt 0 = Interrupt	errupt Nesting I nesting is disa nesting is enat nted: Read as	bled bled				
bit 6	DIV0ERR: Di 1 = Divide-by	ivide-by-zero E -zero error tra -zero error tra	rror Status bit		zero		
bit 5	1 = DMAC tra	DMAC Error S ap has occurre ap has not occ	d				
bit 4	1 = Math erro	Math Error Stat or trap has occ or trap has not	urred				
bit 3	1 = Address	Address Error error trap has o error trap has i	occurred				
bit 2	STKERR: Stack Error Trap Status bit 1 = Stack error trap has occurred 0 = Stack error trap has not occurred						
bit 1	OSCFAIL: Oscillator Failure Trap Status bit 1 = Oscillator failure trap has occurred 0 = Oscillator failure trap has not occurred						
bit 0	Unimplemen	ted: Read as	ʻ0'				

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI	—					
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0-0	0-0	0-0	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP
bit 7				INTSEF	INTZEF		bit C
Legend:							
R = Readable I		W = Writable		•	nented bit, read		
-n = Value at P	OR	'1' = Bit is se	et	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14	DISI: DISI In	truction is acti	us bit				
bit 13-5	Unimplemen	ted: Read as	ʻ0'				
bit 4	1 = Interrupt of		dge	Polarity Select	t bit		
bit 3	1 = Interrupt of	ernal Interrupt on negative e on positive ed	dge	Polarity Select	t bit		
bit 2	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge 0 = Interrupt on positive edge						
bit 0	INTOEP: Extended 1 = Interrupt of			Polarity Select	t bit		

Register 6-4: INTCON2: Interrupt Control Register 2

Interrupts

Register 6-5:	IFS0: Interr	rupt Flag Stati	us Register U								
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15				•			bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	DMA01IF	T1IF	OC1IF	IC1IF	INTOIF				
bit 7	00211	10211	Billi Korri		00111		bit (
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value at I	POR	'1' = Bit is se	t	'0' = Bit is cle	eared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as	'O'								
bit 14	DMA1IF: DM	A Channel 1 E	ata Transfer C	complete Interr	rupt Flag Status	s bit					
	1 = Interrupt	request has oc request has no	curred	·							
bit 13	•	•		upt Flag Statu	ıs bit						
	AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit 1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 12	U1TXIF: UART1 Transmitter Interrupt Flag Status bit										
		request has oc request has no									
bit 11	U1RXIF: UART1 Receiver Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 10	SPI1IF: SPI1 Event Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 9	SPI1EIF: SPI1 Fault Interrupt Flag Status bit										
		request has oc request has no									
bit 8	T3IF: Timer3 Interrupt Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 7	T2IF: Timer2 Interrupt Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 6	-	-	nannel 2 Interru	upt Flag Status	s bit						
	•	request has oc request has no									
bit 5	IC2IF: Input (Capture Chanr	el 2 Interrupt F	lag Status bit							
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 4	DMA0IF: DM	A Channel 0 E	ata Transfer C	omplete Interi	rupt Flag Status	s bit					
	•	request has or									
	-	request has no									
bit 3		Interrupt Flag									
		request has oc request has no									

Register 6-5: IFS0: Interrupt Flag Status Register 0

Register 6-5: IFS0: Interrupt Flag Status Register 0 (Continued)

1 = Interrupt request has occurred0 = Interrupt request has not occurred

bit 2	OC1IF: Output Compare Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	INTOIF: External Interrupt 0 Flag Status bit

6 Interrupts

ivegister 0-0.	ii or. iiiteri	upt i lag Statu	is neglater i								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF				
bit 15			•	·	·		bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IF	IC7IF	AD2IF	INT1IF	CNIF	_	MI2C1IF	SI2C1IF				
bit 7	10711	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		U.I.I.			bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	U2TXIF: UAF	RT2 Transmitte	r Interrupt Fla	g Status bit							
	•	request has oc									
h :+ 4.4	-	request has no									
bit 14		RT2 Receiver Ir		Status Dit							
		request has no									
bit 13	INT2IF: External Interrupt 2 Flag Status bit										
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 12	T5IF: Timer5 Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 11	T4IF: Timer4 Interrupt Flag Status bit										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 10	OC4IF: Output	ut Compare Ch	annel 4 Interr	upt Flag Status	s bit						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit										
	•	request has oc request has no									
bit 8	DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit										
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 7	IC8IF: Input Capture Channel 8 Interrupt Flag Status bit										
		request has oc request has no									
bit 6	 0 = Interrupt request has not occurred IC7IF: Input Capture Channel 7 Interrupt Flag Status bit 										
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred										
bit 5	AD2IF: ADC2	2 Conversion C	omplete Inter	rupt Flag Statu	is bit						
		request has oc request has no									
bit 4	INT1IF: Exter	nal Interrupt 1	Flag Status b	it							
	•	request has oc request has no									

Register 6-6: IFS1: Interrupt Flag Status Register 1

Register 6-6: IFS1: Interrupt Flag Status Register 1 (Continued)

- bit 3 **CNIF:** Input Change Notification Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred
- bit 0 SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
 - 1 = Interrupt request has occurred
 - 0 = Interrupt request has not occurred

Register 6-7:	IFS2: Interr	upt Flag Statu	is Register 2							
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IF	DMA4IF	—	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF			
bit 7			•				bit (
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unki	nown			
bit 15	T6IF: Timer6	Interrupt Flag	Status bit							
	1 = Interrupt	request has oc	curred							
	•	request has no								
bit 14				complete Interr	rupt Flag Status	bit				
		request has oc request has no								
bit 13	-	ited: Read as '								
bit 12	-	ut Compare Ch		int Flag Status	s hit					
51112	•	request has oc		apt i lag olatat	5 510					
		request has no								
bit 11	OC7IF: Output Compare Channel 7 Interrupt Flag Status bit									
		request has oc request has no								
bit 10	OC6IF: Output	ut Compare Ch	annel 6 Interro	upt Flag Status	s bit					
		request has oc request has no								
bit 9	 0 = Interrupt request has not occurred OC5IF: Output Compare Channel 5 Interrupt Flag Status bit 									
	1 = Interrupt	request has oc request has no	curred							
bit 8	-	Capture Chann		-lag Status bit						
	1 = Interrupt	request has oc	curred	C						
bit 7	 0 = Interrupt request has not occurred IC5IF: Input Capture Channel 5 Interrupt Flag Status bit 									
	-	request has oc	-	0						
	0 = Interrupt	request has no	t occurred							
bit 6	IC4IF: Input C	Capture Chann	el 4 Interrupt F	lag Status bit						
		request has oc request has no								
bit 5	IC3IF: Input C	Capture Chann	el 3 Interrupt F	lag Status bit						
		request has oc request has no								
bit 4	DMA3IF: DM	A Channel 3 D	ata Transfer C	complete Interr	rupt Flag Status	bit				
		request has oc								
	-	request has no								
bit 3		Event Interrup	-	bit						
		request has oc request has no								

Register 6-7: IFS2: Interrupt Flag Status Register 2

Register 6-7:	IFS2: Interrupt	Flag Status	Register 2	2 (Continued)

bit 2	C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	SPI2IF: SPI2 Event Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	SPI2EIF: SPI2 Error Interrupt Flag Status bit

- 1 = Interrupt request has occurred0 = Interrupt request has not occurred

Register 6-6:	ir 55: interr	upt Flag Statt	is Register 3							
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
	—	DMA5IF	_	—	—	—	C2IF			
bit 15							bit			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF			
bit 7							bit			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	nown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13	DMA5IF: DM	A Channel 5 D	ata Transfer C	Complete Interr	upt Flag Status	bit				
	1 = Interrupt request has occurred									
	-	request has no								
bit 12-9	-	ted: Read as '		h:t						
bit 8	C2IF: ECAN2 Event Interrupt Flag Status bit 1 = Interrupt request has occurred									
	•	1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
bit 7	C2RXIF: ECAN2 Receive Data Ready Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	-) = Interrupt request has not occurred								
bit 6		INT4IF: External Interrupt 4 Flag Status bit 1 = Interrupt request has occurred								
	•	•								
bit 5	 0 = Interrupt request has not occurred INT3IF: External Interrupt 3 Flag Status bit 									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 4	T9IF: Timer9 Interrupt Flag Status bit									
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 3	0 = Interrupt request has not occurred T8IF: Timer8 Interrupt Flag Status bit									
Sit 0	181F: Timera Interrupt Flag Status bit 1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 2	MI2C2IF: 12C	2 Master Even	ts Interrupt Fla	ag Status bit						
		1 = Interrupt request has occurred								
hit 1	•	request has no		. Statua hit						
bit 1		2 Slave Events request has oc		J Status Dit						
		request has no								
bit 0	-	Interrupt Flag								
		request has oc								
	0 = Interrupt r	request has no	t occurred							

Register 6-8: IFS3: Interrupt Flag Status Register 3

6-9: IF:	S4: Interrupt	Flag St	tatus Reg	ister 4
6-9: IFS	S4: Interrupt	Flag St	tatus Reg	IS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_	—	—	—	—	
bit 15 bit 8								

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	C2TXIF: ECAN2 Transmit Data Request Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 6	C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 5	DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 4	DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 3	Unimplemented: Read as '0'
bit 2	U2EIF: UART2 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 1	U1EIF: UART1 Error Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 0	Unimplemented: Read as '0'

Interrupts

Register 6-11		upt Enable Co	-				
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14				Complete Interi	rupt Enable bit		
		request enable request not ena					
bit 13	-	Conversion C		runt Enable bit			
		request enable	-				
	0 = Interrupt r	request not ena	abled				
bit 12	U1TXIE: UAR	T1 Transmitte	r Interrupt Ena	able bit			
		request enable request not ena					
bit 11	-	RT1 Receiver l		e bit			
		equest enable	•	0.011			
		request not ena					
bit 10		Event Interrup					
		request enable request not ena					
bit 9	-	1 Error Interru					
	1 = Interrupt r	request enable request not ena	d				
bit 8	-	Interrupt Enab					
	1 = Interrupt r	equest enable equest not ena	d				
bit 7	-	Interrupt Enab					
	•	equest enable					
	-	request not ena					
bit 6		ut Compare Ch		upt Enable bit			
		request enable request not ena					
bit 5	-	Capture Chann		Enable bit			
		request enable request not ena					
bit 4	DMA0IE: DM	A Channel 0 D	ata Transfer C	Complete Interi	rupt Enable bit		
	•	request enable					
hit 0	-	request not ena					
bit 3		Interrupt Enab request enable					
	-	request enable					
	•						

Register 6-10: IEC0: Interrupt Enable Control Register 0

Register 6-10: IEC0: Interrupt Enable Control Register 0 (Continued)

bit 2	OC1IE: Output Compare Channel 1 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled
bit 0	INTOIE: External Interrupt 0 Enable bit
	 1 = Interrupt request enabled 0 = Interrupt request not enabled

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-C	R/W-0	R/W-0				
U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA2IE				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0				
IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE				
bit 7							bit C				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is cle	ared	x = Bit is unki	nown				
bit 15		RT2 Transmitte	-	able bit							
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 14	-	RT2 Receiver		le hit							
		request enable	•								
		request not en									
bit 13	INT2IE: External Interrupt 2 Enable bit										
		request enable									
L:40	0 = Interrupt request not enabled										
bit 12	T5IE: Timer5 Interrupt Enable bit 1 = Interrupt request enabled										
		0 = Interrupt request not enabled									
bit 11	T4IE: Timer4 Interrupt Enable bit										
		request enable request not en									
bit 10	OC4IE: Output Compare Channel 4 Interrupt Enable bit										
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 										
hit O	-	-		unt Enchla hit							
bit 9	OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request enabled										
	1 = Interrupt request enabled 0 = Interrupt request not enabled										
bit 8	DMA2IE: DM	IA Channel 2 [Data Transfer (Complete Interr	rupt Enable bit						
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 7		IC8IE: Input Capture Channel 8 Interrupt Enable bit 1 = Interrupt request enabled									
		request enable									
bit 6	-	Capture Chanr		Enable bit							
	1 = Interrupt	request enable request not en	ed								
bit 5	•	-		rupt Enable bit							
		request enable	-								
		request not en									
bit 4	INT1IE: Exte	rnal Interrupt 1	Enable bit								
		request enable									
	0 = Interrupt	request not en	abled								

Register 6-11: IEC1: Interrupt Enable Control Register 1

Register 6-11: IEC1: Interrupt Enable Control Register 1 (Continued)

- bit 3 **CNIE:** Input Change Notification Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled
- bit 2 Unimplemented: Read as '0'
- bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled
- bit 0 SI2C1IE: I2C1 Slave Events Interrupt Enable bit
 - 1 = Interrupt request enabled
 - 0 = Interrupt request not enabled

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
T6IE	DMA4IE	_	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE			
bit 7		IOUL	DIVI/OIL	OTIL	OTIVIE		bit C			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at I	POR	'1' = Bit is set	:	'0' = Bit is cle	eared	x = Bit is unk	nown			
bit 15	TEIE. Timer6	Interrupt Enat	le hit							
DIL 15		request enable								
		request not en								
bit 14	DMA4IE: DM	1A Channel 4 E	Oata Transfer (Complete Inter	rupt Enable bit					
		request enable request not en								
bit 13	•	•								
bit 12	Unimplemented: Read as '0' OC8IE: Output Compare Channel 8 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
bit 11	OC7IE: Output Compare Channel 7 Interrupt Enable bit									
	1 = Interrupt request enabled 0 = Interrupt request not enabled									
bit 10	0 = Interrupt request not enabled OC6IE: Output Compare Channel 6 Interrupt Enable bit									
	1 = Interrupt request enabled									
	•	request not en								
bit 9	OC5IE: Output Compare Channel 5 Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 8	-	•		Enable bit						
	IC6IE: Input Capture Channel 6 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
bit 7		Capture Chanr		Enable bit						
	1 = Interrupt request enabled									
bit 6	0 = Interrupt request not enabled									
	-	IC4IE: Input Capture Channel 4 Interrupt Enable bit 1 = Interrupt request enabled								
	0 = Interrupt	request not en	abled							
bit 5	-	Capture Chanr	-	Enable bit						
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 4	DMA3IE: DM	IA Channel 3 E)ata Transfer (Complete Inter	rupt Enable bit					
	-	request enable								
1.11.0	•	request not en								
bit 3		1 Event Interru	-							
		 1 = Interrupt request enabled 0 = Interrupt request not enabled 								

Register 6-12: IEC2: Interrupt Enable Control Register 2

Register 6-12: IEC2: Interrupt Enable Control Register 2 (Continued)

bit 2	C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	SPI2IE: SPI2 Event Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	SPI2EIE: SPI2 Error Interrupt Enable bit

1 = Interrupt request enabled0 = Interrupt request not enabled

Register 0-13.	IECS. Intern	upt Enable C		er 5						
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
_	_	DMA5IE	—	—	—	—	C2IE			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE			
bit 7			191	TOL	IVIIZOZIL	OIZOZIL	bit 0			
							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, read	as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15-14	-	ted: Read as								
bit 13				Complete Inter	rupt Enable bit					
	•	request enable request not en								
bit 12-9		ted: Read as								
bit 8	C2IE: ECAN2 Event Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
bit 7	C2RXIE: ECAN2 Receive Data Ready Interrupt Enable bit									
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									
bit 6	INT4IE: External Interrupt 4 Enable bit									
bit o	1 = Interrupt request enabled									
	0 = Interrupt	request not en	abled							
bit 5	INT3IE: External Interrupt 3 Enable bit									
	1 = Interrupt request enabled									
bit 4	0 = Interrupt request not enabled									
DIL 4	T9IE: Timer9 Interrupt Enable bit 1 = Interrupt request enabled									
	0 = Interrupt request on abled									
bit 3	T8IE: Timer8 Interrupt Enable bit									
	1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 2	MI2C2IE: I2C2 Master Events Interrupt Enable bit 1 = Interrupt request enabled									
		request enable								
bit 1	-	2 Slave Event		able bit						
		request enable	-							
	•	request not en								
bit 0		Interrupt Enat								
	 1 = Interrupt request enabled 0 = Interrupt request not enabled 									

Register 6-13: IEC3: Interrupt Enable Control Register 3

Register 6-14:	IEC4: Interrupt Enable Control Register 4
Regiotor o 14.	EO4. Interrupt Enable Control Register 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	_	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-8	Unimplemented: Read as '0'
bit 7	C2TXIE: ECAN2 Transmit Data Request Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 6	C1TXIE: ECAN1 Transmit Data Request Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 5	DMA7IE: DMA Channel 7 Data Transfer Complete Enable Status bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 4	DMA6IE: DMA Channel 6 Data Transfer Complete Enable Status bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 3	Unimplemented: Read as '0'
bit 2	U2EIE: UART2 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 1	U1EIE: UART1 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	Unimplemented: Read as '0'

Interrupts

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
		T1IP<2:0>		—		OC1IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	10/00-1	IC1IP<2:0>	11/00-0		1\/ VV-1	INT0IP<2:0>	11/00-0			
bit 7		10111 (2.02					bit			
Legend: R = Readab	lo hit	W = Writable I	bit	II – Unimplo	mented bit, rea	ad as '0'				
-n = Value at		'1' = Bit is set	JIL	'0' = Bit is cle		x = Bit is unkr				
	IFUR				aleu		IUWII			
bit 15	Unimplem	nented: Read as '	0'							
bit 14-12	-	Unimplemented: Read as '0' T1IP<2:0>: Timer1 Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•	•								
	•									
	001 = Interrupt is priority 1									
	000 = Inte	rrupt source is dis	abled							
bit 11	Unimplem	nented: Read as '	0'							
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	<pre>111 = Interrupt is priority 7 (highest priority interrupt)</pre>									
	•									
	•									
	001 = Interrupt is priority 1 000 = Interrupt source is disabled									
bit 7		nented: Read as '								
bit 6-4	-			orrupt Drigrity	vite					
Dit 0-4	IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•		0 1	, ,						
	•									
	• 001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 3	Unimplem	nented: Read as '	0'							
bit 2-0		0>: External Interr								
	111 = Inte	rrupt is priority 7 (I	highest prior	ity interrupt)						
	•									
	•									
	001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									

Register 6-15: IPC0: Interrupt Priority Control Register 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		T2IP<2:0>		—		OC2IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC2IP<2:0>		—		DMA0IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	-	Timer2 Interrupt					
		rupt is priority 7 (h		ity interrupt)			
	•	aprie prierity r (i					
	•						
	• 001 - Intor	rupt is priority 1					
		rupt source is disa	abled				
bit 11		ented: Read as '0					
bit 10-8	-	>: Output Compa		2 Interrupt Prior	ritv bits		
		rupt is priority 7 (h		-	,		
	•		· ·				
	•						
	001 = Interr	rupt is priority 1					
		rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	IC2IP<2:0>	: Input Capture C	hannel 2 Int	errupt Priority b	oits		
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
		rupt source is disa					
bit 3	-	ented: Read as '0					
bit 2-0		:0>: DMA Channe		•	e Interrupt Prior	ity bits	
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interi	rupt source is disa	abled				

Register 6-16: IPC1: Interrupt Priority Control Register 1

Register 6-17	: IPC2: In	terrupt Priority Co	ontrol Regis	ster 2			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U1RXIP<2:0>		_		SPI1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		SPI1EIP<2:0>		_		T3IP<2:0>	
bit 7							bit
Legend:							
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplen	nented: Read as '0)'				
bit 14-12	U1RXIP<2	2:0>: UART1 Rece	iver Interrup	t Priority bits			
	111 = Inte	errupt is priority 7 (h	nighest prior	ity interrupt)			
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 11	Unimplen	nented: Read as '0)'				
bit 10-8	SPI1IP<2:	:0>: SPI1 Event Int	errupt Priori	ty bits			
		errupt is priority 7 (h	-	-			
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 7	Unimplen	nented: Read as '0)'				
bit 6-4	SPI1EIP<	2:0>: SPI1 Error In	terrupt Prior	ity bits			
		errupt is priority 7 (h					
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				
bit 3	Unimplen	nented: Read as 'o)'				
bit 2-0	T3IP<2:0>	-: Timer3 Interrupt	Priority bits				
		errupt is priority 7 (h		ity interrupt)			
	•						
	•						
	• 001 = Inte	errupt is priority 1					
		errupt source is disa	abled				

Register 6-17: IPC2: Interrupt Priority Control Register 2

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	_		DMA1IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD1IP<2:0>				U1TXIP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
hit 15-11	Unimpleme	nted: Read as '	n'				
bit 15-11	=						
bit 10-8		D>: DMA Chann		•	Interrupt Prio	rity bits	
	111 = Interru	upt is priority 7 (highest priorit	ty interrupt)			
	111 = Interru •	upt is priority 7 (l	highest priorit	ty interrupt)			
	111 = Interru • •	upt is priority 7 (l	highest priorit	ty interrupt)			
	• •	upt is priority 7 (i upt is priority 1	highest priorit	y interrupt)			
	• • 001 = Interru			y interrupt)			
bit 7	• • 001 = Interru 000 = Interru	upt is priority 1	abled	y interrupt)			
	• • 001 = Interru 000 = Interru Unimplemen	upt is priority 1 upt source is dis	abled		rity bits		
	• • 001 = Intern 000 = Intern Unimplemen AD1IP<2:0>	upt is priority 1 upt source is dis nted: Read as ' : ADC1 Convers	abled 0' sion Complete	e Interrupt Prio	rity bits		
	• • 001 = Intern 000 = Intern Unimplemen AD1IP<2:0>	upt is priority 1 upt source is dis nted: Read as '	abled 0' sion Complete	e Interrupt Prio	rity bits		
	• • 001 = Intern 000 = Intern Unimplemen AD1IP<2:0>	upt is priority 1 upt source is dis nted: Read as ' : ADC1 Convers	abled 0' sion Complete	e Interrupt Prio	rity bits		
bit 7 bit 6-4	• • • 001 = Interro 000 = Interro Unimplemen AD1IP<2:0> 111 = Interro •	upt is priority 1 upt source is dis nted: Read as 'i : ADC1 Convers upt is priority 7 (l	abled 0' sion Complete	e Interrupt Prio	rity bits		
	• • • 001 = Interru 000 = Interru Unimplemen AD1IP<2:0> 111 = Interru • • • 001 = Interru	upt is priority 1 upt source is dis nted: Read as 'i : ADC1 Convers upt is priority 7 (l upt is priority 1	abled ^{D'} sion Complete highest priorit	e Interrupt Prio	rity bits		
bit 6-4	• • • 001 = Intern 000 = Intern Unimplement AD1IP<2:0> 111 = Intern • • • 001 = Intern 000 = Intern	upt is priority 1 upt source is dis nted: Read as ' : ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis	abled o' sion Complete highest priorit	e Interrupt Prio	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as 'i : ADC1 Convers upt is priority 7 (i upt is priority 1 upt source is dis nted: Read as 'i	abled ^{D'} sion Complete highest priorit abled	e Interrupt Prio ty interrupt)	rity bits		
bit 6-4	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as ' ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans	abled ^{D'} sion Complete highest priorit abled D' smitter Interru	e Interrupt Prio ty interrupt) ipt Priority bits	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as ' : ADC1 Convers upt is priority 7 (l upt is priority 1 upt source is dis nted: Read as '	abled ^{D'} sion Complete highest priorit abled D' smitter Interru	e Interrupt Prio ty interrupt) ipt Priority bits	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as ' ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans	abled ^{D'} sion Complete highest priorit abled D' smitter Interru	e Interrupt Prio ty interrupt) ipt Priority bits	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as ' ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans	abled ^{D'} sion Complete highest priorit abled D' smitter Interru	e Interrupt Prio ty interrupt) ipt Priority bits	rity bits		
bit 6-4 bit 3	• • • • • • • • • • • • • •	upt is priority 1 upt source is dis nted: Read as ' ADC1 Convers upt is priority 7 (I upt is priority 1 upt source is dis nted: Read as ' >: UART1 Trans	abled o' sion Complete highest priorit abled o' smitter Interru highest priorit	e Interrupt Prio ty interrupt) ipt Priority bits	rity bits		

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		CNIP<2:0>			_	<u> </u>	_
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		MI2C1IP<2:0>		_		SI2C1IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	-	ented: Read as '					
bit 14-12		Change Notifica		•			
	111 = Interr	upt is priority 7 (I	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is dis	abled				
bit 11-7		nted: Read as '					
bit 6-4		0>: I2C1 Master		rupt Priority bits			
		upt is priority 7 (I					
	•	«pr.o po) . (.	inglicet priorit	.)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is dis					
	000 = Interr Unimpleme	upt source is dis nted: Read as 'd)'				
bit 3 bit 2-0	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as '(0>: I2C1 Slave E)' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as 'd)' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as '(0>: I2C1 Slave E)' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2:	upt source is dis nted: Read as '(0>: I2C1 Slave E)' Events Interru				
	000 = Interr Unimpleme SI2C1IP<2: 111 = Interr • •	upt source is dis nted: Read as '(0>: I2C1 Slave E)' Events Interru				

Register 6-19: IPC4: Interrupt Priority Control Register 4

Register 6-20:	IPC5: Inte	rrupt Priority Co	ontrol Regis	ster 5			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC8IP<2:0>				IC7IP<2:0>	
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AD2IP<2:0>	1010 0			INT1IP<2:0>	1010 0
bit 7	1						bit (
Legend:	L:4		.:.				
R = Readable		W = Writable k	DIT	-	mented bit, rea		
-n = Value at P	^V OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplome	ented: Read as '0	,				
	-			orrupt Drigrity b	ite		
bit 14-12		: Input Capture C upt is priority 7 (h			nis		
		upt is priority 7 (r	lignest phon	ity interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is disa					
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8	IC7IP<2:0>	: Input Capture C	hannel 7 Int	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
		upt source is disa	abled				
bit 7	Unimpleme	ented: Read as '0)'				
bit 6-4	AD2IP<2:0	-: ADC2 Convers	ion Complet	te Interrupt Prio	rity bits		
		upt is priority 7 (h			-		
	•						
	•						
	• 001 - Interr	upt is priority 1					
		upt is phone is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	>: External Interr		/ bits			
Dit 2-0		upt is priority 7 (h					
	•		lighest phon	ity interrupt)			
	•						
	•						
		upt is priority 1					
	000 = Interr	upt source is disa	abled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		T4IP<2:0>		—		OC4IP<2:0>				
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		OC3IP<2:0>		_		DMA2IP<2:0>				
bit 7							bit			
Legend:										
R = Readable	e bit	W = Writable b	oit	U = Unimple	mented bit, read	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown			
bit 15	-	ented: Read as '0								
bit 14-12		Timer4 Interrupt								
	111 = Interr	rupt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interr	upt is priority 1								
	000 = Interr	upt source is disa	abled							
bit 11	Unimpleme	ented: Read as '0)'							
bit 10-8	OC4IP<2:0>: Output Compare Channel 4 Interrupt Priority bits									
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	001 = Interr	upt is priority 1								
		upt source is disa	abled							
bit 7	Unimpleme	ented: Read as 'o)'							
bit 6-4	OC3IP<2:0	>: Output Compa	re Channel 3	3 Interrupt Prior	rity bits					
	111 = Interr	upt is priority 7 (h	nighest priori	ty interrupt)						
	•									
	•									
	• 001 = Interr	upt is priority 1								
		upt source is disa	abled							
bit 3		ented: Read as '0								
bit 2-0	-	0>: DMA Channe		nsfer Complete	e Interrupt Prior	itv bits				
		upt is priority 7 (h		-						
	•		0							
	•									
	•									
	0.01 Inter-	upt is priority 1								

Register 6-21: IPC6: Interrupt Priority Control Register 6

Register 6-22:	IPC7: Inter	rrupt Priority Co	ontrol Regis	ster 7			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		U2TXIP<2:0>		—		U2RXIP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		INT2IP<2:0>		_		T5IP<2:0>	
bit 7							bit C
Legend:							
R = Readable I	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '0	,				
bit 14-12		D>: UART2 Transi upt is priority 7 (h		• •			
		upt is priority 1 upt source is disa	bled				
bit 11	Unimpleme	nted: Read as '0	,				
bit 10-8		D>: UART2 Recei		-			
	111 = Interr	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
		upt is priority 1 upt source is disa	bled				
bit 7	Unimpleme	nted: Read as '0	,				
bit 6-4	INT2IP<2:0	>: External Interru	upt 2 Priority	[,] bits			
	111 = Interre •	upt is priority 7 (h	ighest priori	ty interrupt)			
	•						
		upt is priority 1 upt source is disa	bled				
bit 3		nted: Read as '0					
bit 2-0	-	Timer5 Interrupt F					
		upt is priority 7 (h	-	ty interrupt)			
	•						
		upt is priority 1 upt source is disa	bled				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C1IP<2:0>		—		C1RXIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SPI2IP<2:0>		—		SPI2EIP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimple	mented bit, re	ad as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimplem	ented: Read as '0)'				
bit 14-12	C1IP<2:0>	: ECAN1 Event In	terrupt Prior	ity bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					
	000 = Inter	rrupt source is disa	abled				
bit 11	Unimplem	ented: Read as '0)'				
bit 10-8	C1RXIP<2	:0>: ECAN1 Rece	ive Data Rea	ady Interrupt Pi	riority bits		
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					
	000 = Inter	rrupt source is disa	abled				
bit 7	Unimplem	ented: Read as '0)'				
bit 6-4	SPI2IP<2:0	0>: SPI2 Event Int	errupt Priorit	ty bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					
	000 = Inter	rrupt source is disa	abled				
bit 3	Unimplem	ented: Read as '0)'				
bit 2-0	SPI2EIP<2	2:0>: SPI2 Error In	terrupt Prior	ity bits			
	111 = Inter	rrupt is priority 7 (h	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rrupt is priority 1					

Register 6-23: IPC8: Interrupt Priority Control Register 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		IC5IP<2:0>				IC4IP<2:0>	
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		IC3IP<2:0>		_		DMA3IP<2:0>	
bit 7							bit (
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplei	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	iown
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	IC5IP<2:0>	: Input Capture C	hannel 5 Int	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (ł	nighest prior	ity interrupt)			
	•						
	•						
	001 = Interr	upt is priority 1					
	000 = Interr	upt source is dis	abled				
bit 11	Unimpleme	ented: Read as ')'				
bit 10-8	IC4IP<2:0>	: Input Capture C	hannel 4 Int	errupt Priority b	oits		
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		upt is priority 1					
		upt source is dis					
bit 7	-	ented: Read as 'o					
bit 6-4		: Input Capture C			oits		
	111 = Interr	upt is priority 7 (I	nighest prior	ity interrupt)			
	•						
	•						
		upt is priority 1	- -				
h :4 0		upt source is dis					
bit 3	-	ented: Read as '(-14 I- 14	
bit 2-0		0>: DMA Channe upt is priority 7 (It is priority 7 (It)		-	e Interrupt Prior	ity dits	
	•		iigirest priori	ny mienupi)			
	•						
	•						
		upt is priority 1	abled				
	000 = mer	upt source is dis	ableu				

Register 6-24:	IPC9: Interrupt Priority Control Register 9
----------------	---

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		OC7IP<2:0>		—		OC6IP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		OC5IP<2:0>				IC6IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is s				'0' = Bit is cle	eared	x = Bit is unkn	iown
bit 15	Unimplem	ented: Read as '0)'				
bit 14-12	OC7IP<2:0	>: Output Compa	re Channel 7	Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 11	Unimplem	ented: Read as '0)'				
bit 10-8	OC6IP<2:0	>: Output Compa	re Channel 6	Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 7	Unimplem	ented: Read as 'o)'				
bit 6-4	OC5IP<2:0	>: Output Compa	re Channel 5	Interrupt Prior	ity bits		
	111 = Inter	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is disa	abled				
bit 3	Unimplem	ented: Read as '0)'				
bit 2-0	IC6IP<2:0>	: Input Capture C	hannel 6 Inte	errupt Priority b	its		
	111 = Inter	rupt is priority 7 (h	nighest priorit	ty interrupt)			
	•						
	•						
	-						
	001 = Inter	rupt is priority 1					

Register 6-25: IPC10: Interrupt Priority Control Register 10

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T6IP<2:0>		_		DMA4IP<2:0>	
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_		—	—	—		OC8IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	eared	x = Bit is unkn	own	
bit 11 bit 10-8	000 = Intern Unimpleme DMA4IP<2: 111 = Intern • •	upt is priority 1 upt source is disa ented: Read as '(0>: DMA Channe upt is priority 7 (h upt is priority 1	^{)'} el 4 Data Trar		e Interrupt Prio	rity bits	
	000 = Interr	upt source is dis					
bit 7-3	-	ented: Read as 'o					
bit 2-0		>: Output Compa upt is priority 7 (I		-	ity bits		
	•	upt is priority 1					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		T8IP<2:0>		—		MI2C2IP<2:0>	
bit 15	·				•		bit
			-		-	5444	-
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		SI2C2IP<2:0>		—		T7IP<2:0>	
bit 7							bit
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplei	mented bit, rea	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimpleme	ented: Read as 'o)'				
bit 14-12	T8IP<2:0>:	Timer8 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is dis	abled				
bit 11	Unimpleme	ented: Read as 'o)'				
bit 10-8	MI2C2IP<2	:0>: I2C2 Master	Events Inter	rupt Priority bits	S		
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
	000 = Inter	rupt source is dis	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	SI2C2IP<2:	: 0>: I2C2 Slave E	vents Interru	pt Priority bits			
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 3	Unimpleme	ented: Read as 'o)'				
bit 2-0	T7IP<2:0>:	Timer7 Interrupt	Priority bits				
	111 = Inter	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
	-						
	001 = Inter	rupt is priority 1					

Register 6-27: IPC12: Interrupt Priority Control Register 12

Register 6-28:	IPC13: In	terrupt Priority C	control Reg	ister 13			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		C2RXIP<2:0>				INT4IP<2:0>	
bit 15	÷			·			bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		INT3IP<2:0>	1411 0			T9IP<2:0>	1411 0
bit 7							bit (
Legend: R = Readable	bit	W = Writable b	sit	II – Unimplo	mented bit, rea	vd ac '0'	
-n = Value at F		'1' = Bit is set	Л	'0' = Bit is cle		x = Bit is unkn	0.110
	-OK				aleu		OWI
bit 15	Unimpleme	ented: Read as '0)'				
bit 14-12	-			adv Interrupt D	riority bite		
DIL 14-12		0>: ECAN2 Rece rupt is priority 7 (h)			TOTILY DILS		
	•	upt is priority 7 (i	lighest phon	ity interrupt)			
	•						
	•						
		rupt is priority 1					
		rupt source is disa					
bit 11	Unimpleme	ented: Read as '0)'				
bit 10-8		>: External Interr					
	111 = Interr	rupt is priority 7 (h	nighest priori	ity interrupt)			
	•						
	•						
	001 = Interr	rupt is priority 1					
	000 = Interr	rupt source is disa	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	INT3IP<2:0	>: External Interr	upt 3 Priority	/ bits			
		rupt is priority 7 (h					
	•						
	•						
	• 001 - Intor	rupt is priority 1					
		rupt source is disa	abled				
bit 3		ented: Read as '0					
bit 2-0	-	Timer9 Interrupt					
511 2 0		rupt is priority 7 (h	•	ity interrunt)			
	•	upt is priority 7 (i	lightest phon	ity interrupt)			
	•						
	•						
		rupt is priority 1					
	000 = Interi	rupt source is disa	adied				

Register 6-28: IPC13: Interrupt Priority Control Register 13

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—			—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
	_	_	_	_		C2IP<2:0>				
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit				U = Unimpler	mented bit, read	as '0'				
-n = Value at P	POR	'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$						

Register 6-29: IPC14: Interrupt Priority Control Register 14

bit 15-3 Unimplemented: Read as '0'

C2IP<2:0>: ECAN2 Event Interrupt Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

٠

bit 2-0

•

• 001 = Interrupt is priority 1

000 = Interrupt source is disabled

Register 6-30: IPC 15: Interrupt Priority Control Register 1	Register 6-30:	IPC15: Interrupt Priority Control Register 15
--	----------------	---

0			U							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		DMA5IP<2:0>		—	_	—	—			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, rea	d as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	'0' = Bit is cleared x = Bit is unknown					

bit 15-7 bit 6-4	Unimplemented: Read as '0' DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
	•
	001 = Interrupt is priority 1 000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0			
_			_			U2EIP<2:0>	1411 0			
bit 15						02211 32.07	bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
—		U1EIP<2:0>			—	_	_			
bit 7							bit			
Legend:										
R = Readab		W = Writable		U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-11 bit 10-8	U2EIP<2:0> 111 = Intern	nted: Read as ' : UART2 Error I upt is priority 7 (upt is priority 1 upt source is dis	nterrupt Prior highest priori abled	•						
bit 7	-	nted: Read as '								
bit 6-4		: UART1 Error I	•	•						
	• • 001 = Interro	upt is priority 7 (upt is priority 1		ty interrupt)						
		upt source is dis								
hit 3-0	Unimpleme	ntad. Road as '	∩'							

Register 6-31: IPC16: Interrupt Priority Control Register 16

bit 3-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		C2TXIP<2:0>		—		C1TXIP<2:0>	
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		DMA7IP<2:0>		_		DMA6IP<2:0>	
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 15	Unimpleme	ented: Read as 'o	ז'				
bit 14-12	-	0>: ECAN2 Trans		quest Interrupt	Priority bits		
		rupt is priority 7 (ł		-			
	•		5 1	, ,			
	•						
	• 001 = Inter	rupt is priority 1					
		rupt source is dis	abled				
bit 11		ented: Read as '					
bit 10-8	C1TXIP<2:	0>: ECAN1 Trans	smit Data Re	quest Interrupt	Priority bits		
		rupt is priority 7 (ł			-		
	•						
	•						
	001 = Interi	rupt is priority 1					
		rupt source is dis	abled				
bit 7	Unimpleme	ented: Read as 'o)'				
bit 6-4	DMA7IP<2:	:0>: DMA Channe	el 7 Data Tra	nsfer Complete	e Interrupt Prior	rity bits	
	111 = Interi	rupt is priority 7 (ł	nighest priori	ty interrupt)			
	•						
	•						
		rupt is priority 1 rupt source is disa	abled				
bit 3		ented: Read as '					
bit 2-0	-	:0>: DMA Channe		nsfer Complete	e Interrunt Prior	rity bits	
511 2 0		rupt is priority 7 (ł		-			
	•	· · · · · · · · · · · · · · · · · · ·	5	,			
	•						
	•						
	001 – Inter	rupt is priority 1					

Register 6-32: IPC17: Interrupt Priority Control Register 17

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
_	—	—	—		ILR	<3:0>	
bit 15							bit 8
U-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
		I U	IX U	VECNUM<6:0			IX U
bit 7					-		bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 11-8	1111 = CPU • • 0001 = CPU	ew CPU Interrup Interrupt Priorit Interrupt Priorit Interrupt Priorit	y Level is 15 y Level is 1	iei dits			
bit 7	Unimplemen	ted: Read as '	כי				
bit 6-0	1111111 = Ir • •	nterrupt vector nterrupt vector	pending is nur pending is nur	mber 9			

Register 6-33: INTTREG: Interrupt Control and Status Register

6.5 INTERRUPT SETUP PROCEDURES

6.5.1 Initialization

To configure an interrupt source:

- 1. Set the NSTDIS control bit (INTCON1<15>), if you do not plan to use nested interrupts.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx Control register. The priority level depends on the specific application and type of interrupt source. If you do not plan to use multiple priority levels, you can program the IPCx register control bits for all enabled interrupt sources to the same non-zero value.

Note: At a device Reset, the IPC registers are initialized with all user interrupt sources assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx Status register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx Control register.

6.5.2 Interrupt Service Routine

The method used to declare an ISR and initialize the Interrupt Vector Table (IVT) with the correct vector address depends on the programming language (C or Assembler) and the language development tool suite used to develop the application. In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the application immediately re-enters the ISR after it exits the routine. If you code the ISR in Assembler, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

6.5.3 Trap Service Routine

A Trap Service Routine (TSR) is coded like an ISR, except that the code must clear the appropriate trap status flag in the INTCON1 register to avoid re-entry into the TSR.

6.5.4 Interrupt Disable

To disable interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xE0 with SRL.

To enable user interrupts, you can use the POP instruction to restore the previous SR value.

Note: Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction disables interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

6.5.5 Code Example

Example 6-1 illustrates code that enables nested interrupts and sets up Timer1, Timer2, Timer3, Timer4, and change notice peripherals to priority levels 2, 5, 6, 3, and 4 respectively. It also illustrates how interrupts can be enabled and disabled using the Status Register. Sample ISRs illustrate interrupt clearing.

Example 6-1: Interrupt Setup Code Example

```
void enableInterrupts(void)
{
    /* Set CPU IPL to 0, enable level 1-7 interrupts */
    /* No restoring of previous CPU IPL state performed here */
   SRbits.IPL = 0;
   return;
}
void disableInterrupts(void)
{
    /* Set CPU IPL to 7, disable level 1-7 interrupts */
    /* No saving of current CPU IPL setting performed here */
   SRbits.IPL = 7;
   return;
}
void initInterrupts(void)
{
    /* Interrupt nesting enabled here */
   INTCON1bits.NSTDIS = 0;
    /* Set Timer3 interrupt priority to 6 (level 7 is highest) */
   IPC2bits.T3IP = 6;
    /* Set Timer2 interrupt priority to 5 */
   IPC1bits.T2IP = 5;
    /* Set Change Notice interrupt priority to 4 */
   IPC4bits.CNIP = 4;
    /* Set Timer4 interrupt priority to 3 */
   IPC6bits.T4IP = 3;
    /* Set Timer1 interrupt priority to 2 */
   IPCObits.T1IP = 2;
    /* Reset Timer1 interrupt flag */
   IFSObits.T1IF = 0;
    /* Reset Timer2 interrupt flag */
   IFSObits.T2IF = 0;
    /* Reset Timer3 interrupt flag */
   IFSObits.T3IF = 0;
    /* Reset Timer4 interrupt flag */
   IFS1bits.T4IF = 0;
    /* Enable CN interrupts */
   IEC1bits.CNIE = 1;
```

```
Example 6-1: Interrupt Setup Code Example (Continued)
```

```
/* Enable Timer1 interrupt */
   IECObits.TllE = 1;
    /* Enable Timer2 interrupt (PWM time base) */
   IECObits.T2IE = 1;
    /* Enable Timer3 interrupt */
   IECObits.T3IE = 1;
    /* Enable Timer4 interrupt (replacement for Timer 2 */
   IEC1bits.T4IE = 1;
    /* Reset change notice interrupt flag */
   IFS1bits.CNIF = 0;
   return;
}
void __attribute__((__interrupt__)) _TlInterrupt(void)
{
    /* Insert ISR Code Here*/
   /* Clear Timer1 interrupt */
   IFSObits.T1IF = 0;
}
void __attribute__((__interrupt__)) _T2Interrupt(void)
{
   /* Insert ISR Code Here*/
   /* Clear Timer2 interrupt */
   IFSObits.T2IF = 0;
}
void __attribute__((__interrupt__)) _T3Interrupt(void)
{
   /* Insert ISR Code Here*/
   /* Clear Timer3 interrupt */
   IFSObits.T3IF = 0;
}
void __attribute__((__interrupt__)) _T4Interrupt(void)
{
   /* Insert ISR Code Here*/
    /* Clear Timer4 interrupt */
   IFS1bits.T4IF = 0;
}
void __attribute__((__interrupt__)) _CNInterrupt(void)
{
   /* Insert ISR Code Here*/
   /* Clear CN interrupt */
   IFS1bits.CNIF = 0;
}
```

Table 6-2	:	Interrup	t Contro	oller Reg	ister Ma	ıp												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_					—	_	_	DIV0ERR	DMACERR	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	—	_	—	_	_	—	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	DMA1IF	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	DMA0IF	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	DMA2IF	IC8IF	IC7IF	AD2IF	INT1IF	CNIF	—	MI2C1IF	SI2C1IF	0000
IFS2	0088	T6IF	DMA4IF	_	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF	IC5IF	IC4IF	IC3IF	DMA3IF	C1IF	C1RXIF	SPI2IF	SPI2EIF	0000
IFS3	008A	—	—	DMA5IF	_	—	_	_	C2IF	C2RXIF	INT4IF	INT3IF	T9IF	T8IF	MI2C2IF	SI2C2IF	T7IF	0000
IFS4	008C	—	—	—	_	—	_	_	—	C2TXIF	C1TXIF	DMA7IF	DMA6IF	—	U2EIF	U1EIF	—	0000
IFS5	008E	—	—	—	_	—	_	_	—	_	—	_	_	—	—	_	—	0000
IFS6	0090	—	—	—	_	—	_	_	—	_	—	_	_	—	—	_	—	0000
IFS7	0092	_	—	—	_	—	_	_	—	_	_	_	_	_	_	_	_	0000
IEC0	0094	—	DMA1IE	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	DMA0IE	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	DMA32IE	IC8IE	IC7IE	AD2IE	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC2	0098	T6IE	DMA4IE	—	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE	IC5IE	IC4IE	IC3IE	DMA3IE	C1IE	C1RXIE	SPI2IE	SPI2EIE	0000
IEC3	009A	—	—	DMA5IE	_	—	_	_	C2IE	C2RXIE	INT4IE	INT3IE	T9IE	T8IE	MI2C2IE	SI2C2IE	T7IE	0000
IEC4	009C	—	—	—	_	—	_	_	—	C2TXIE	C1TXIE	DMA7IE	DMA6IE	—	U2EIE	U1EIE	—	0000
IEC5	009E	—	—	—	_	—	_	_	—	_	—	_	_	—	—	_	—	0000
IEC6	00A0	—	—	—	_	—	_	_	—	_	_	_	_	_	—	_	—	0000
IEC7	00A2	—	_	_	—	—	_	—	—	_	—	—	—	—	—	_	—	0000
IPC0	00A4	_		T1IP<2:0>		—		OC1IP<2:0	>	_		IC1IP<2:0>		_	11	NT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>		—	1	OC2IP<2:0	>	_		IC2IP<2:0>		_	DI	MA0IP<2:0	>	4444
IPC2	00A8	—	U	1RXIP<2:0	>	—	:	SPI1IP<2:0	>	_		SPI1EIP<2:0	>	_	-	T3IP<2:0>		4444
IPC3	00AA	—	_	—	—	—	C	0MA1IP<2:0)>	_		AD1IP<2:0>	>	_	U	1TXIP<2:0:	>	4444
IPC4	00AC	—	(CNIP<2:0>		—	_	—	—	_		MI2C1IP<2:0)>	—	SI	2C1IP<2:0	>	4444
IPC5	00AE	—	I	C8IP<2:0>		—		IC7IP<2:0>	>	_		AD2IP<2:0>	>	_	II	NT1IP<2:0>		4444
IPC6	00B0	—		T4IP<2:0>		—	1	OC4IP<2:0	>	_		OC3IP<2:0;	>	_	DI	MA2IP<2:0	>	4444
IPC7	00B2	_	U	2TXIP<2:0	>	-	ι	J2RXIP<2:0)>	_		INT2IP<2:0:	>	_	-	T5IP<2:0>		4444
IPC8	00B4	_		C1IP<2:0>		_	C	C1RXIP<2:0)>	_		SPI2IP<2:0:	>	_	SF	PI2EIP<2:0	>	4444
IPC9	00B6	_	I	C5IP<2:0>		_		IC4IP<2:0>	>	_		IC3IP<2:0>		_	DI	MA3IP<2:0	>	4444
IPC10	00B8	_	C)C7IP<2:0;	>	_		OC6IP<2:0	>	_		OC5IP<2:0:	>	_		C6IP<2:0>		4444
IPC11	00BA	_		T6IP<2:0>		_	0)MA4IP<2:()>	_			_	_	OC8IP<2:0>			4444
IPC12	00BC	_		T8IP<2:0>		_	Ν	/II2C2IP<2:0	0>	_		SI2C2IP<2:0	>	_	-	T7IP<2:0>		4444

PIC24H Family Reference Manual

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Table 6-2	-	Interrup	ot Contro	blier Reg	jister wa	ip (Conti	nuea)										-	
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Rese
IPC13	00BE	_	С	2RXIP<2:0)>			INT4IP<2:0	>			INT3IP<2:0	>	—		T9IP<2:0>		4444
IPC14	00C0	_		_	_		_	_			_	_		_		C2IP<2:0>		444
IPC15	00C2	_		_	_		_	_				DMA5IP<2:0	>	_	_	_		444
IPC16	00C4	_	_	_	_	_		U2EIP<2:0;	>	_		U1EIP<2:0>		_	_	_	_	444
IPC17	00C6	_	С	2TXIP<2:0	>	_	(C1TXIP<2:0	>	_		DMA7IP<2:0	>	_	DI	MA6IP<2:0:	>	444
IPC18	00C8	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
IPC19	00CA	_	_	_	_	_	_			_	_	_	_	_	_	_	_	444
IPC20	00CC		_		_	_				_	_		_	_	_	_	_	444
IPC21	00CE	_	_	_	_	_	_	_		_	_	_		_	_	_	_	444
IPC22	00D0	_		_	_		_	_			_	_		_	_	_		444
IPC23	00D2	_		_	_		_	_			_	_		_	_	_		444
IPC24	00D4	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
IPC25	00D6	_		_	_		_	_			_	_		_	_	_		444
IPC26	00D8	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
IPC27	00DA	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
IPC28	00DC		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
IPC29	00DE		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	444
INTTREG	00E0		_	_	_		ILR<	:3:0>		_			VE	CNUM<6:0>		1		000

Table 6-2: Interrupt Controller Register Map (Continued)

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Section 6. Interrupts

also requested.

6.6 DESIGN TIPS

Question 1:	What happens when two sources of interrupt become pending at the same time and have the same user-assigned priority level?
Answer:	The interrupt source with the highest natural order priority takes precedence. The natural order priority is determined by the Interrupt Vector Table (IVT) address for that source. Interrupt sources with a lower IVT address have a higher natural order priority.
Question 2:	Can the DISI instruction be used to disable all sources of interrupt and traps?
Answer:	The DISI instruction does not disable traps or priority level 7 interrupt sources. However, the DISI instruction can be used as a convenient way to disable all interrupt sources if no priority level 7 interrupt sources are enabled in the user's application.
Question 3:	What happens when a peripheral interrupt is used as a DMA request?
Answer:	The user application can designate any peripheral interrupt to be a DMA request. A DMA request is an IRQ directed to the DMA. When the DMA channel is configured to respond to a particular interrupt as a DMA request, the application should disable the corresponding CPU interrupt. Otherwise a CPU interrupt is

6.7 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24H device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Interrupts module are:

Title

Application Note #

No related application notes at this time.

Note: For additional Application Notes and code examples for the PIC24H device family, visit the Microchip web site (www.microchip.com).

6.8 REVISION HISTORY

Revision A (February 2007)

This is the initial release of this document.

Revision B (May 2007)

Minor updates were made to this document.

Revision C (July 2008)

This revision incorporates the following updates:

- Examples:
 - The term "Programmable Low-Voltage Detect (PLVD)" in the example, in 6.1.5 "Interrupt Priority" has been corrected as "UART1 Rx Interrupt".
- Headings:
 - Math Error Trap (Soft Trap, Level 11) has been updated as **6.2.1.2** "**Math Error Trap** (Soft Trap, Level 11)".
- Registers:
 - The bit description for bit 6 and bit 4 in the INTCON1: Interrupt Control Register 1 (see Register 6-3) has been corrected.
 - The bit descriptions for bit 5, bit 6, bit 7, and bit 8 in the IEC1: Interrupt Enable Control Register 1 have been corrected (see Register 6-11).
 - The bit description for bit 2, bit 3, bit 4, and bit 14 in the IEC2: Interrupt Enable Control Register 2 have been corrected (see Register 6-12).
 - The bit descriptions for all the bits in the IEC3: Interrupt Enable Control Register 3 have been corrected (see Register 6-13).
 - The bit descriptions for all the bits in the IEC4: Interrupt Enable Control Register 4 have been corrected (see Register 6-14).
 - Added a new register "INTTREG: Interrupt Control and Status Register" (see Register 6-33).
- Notes:
 - Added a note after the first paragraph in **6.1.5** "**Interrupt Priority**", which provides information on changing the interrupt priority levels "on-the-fly".
- Tables:
 - Updated the IVT Address and AIVT Address for the IRQ numbers 83-124, in Table 6-1.
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.